

a second memory coupled to the first bus;

a second bus bridge coupled to the second bus and a third bus, the third bus providing a data pathway within the first processor, the second bus bridge providing a path for transferring data between the second memory and the third bus of the first processor; and

a direct memory access (DMA) controller coupled to the second bus, the DMA controller configured to manage a transfer of data between the second memory and the second bus bridge;

wherein the first processor is configured to operate at a first frequency, the second processor is configured to operate at a second frequency, and the first frequency is greater than the second frequency, and wherein the first bus and the second bus are dissimilar.

- $\mathcal{I}_{18}$ . (New) The electronic product of Claim  $\mathcal{I}_{18}$ , wherein the first processor and the
- 2 second processor are both disposed together on a single integrated circuit.
- 1 319. (New) The electronic product of Claim 18, wherein the first processor is a
- 2 digital signal processor, and the second processor is a microcontroller.
- 1 420. (New) The electronic product of Claim 19, wherein a first portion of the first






## Appl. No. 09/640,729

- 2 memory is dedicated to the first processor, a second portion of the first memory
- 3 is dedicated to the second processor, and a third portion of the first memory is
- 4 shared by the first and the second processors.
- 1 521. (New) The electronic product of Claim 20, wherein the first bus has a first
- width, the second bus has a second width, and the third bus has a third width;
- 3 the first width is greater than the second width, and the second width is greater
- 4 than the third width.



- the second bus are both disposed on the single integrated circuit.
- 1 23. (New) The electronic product of Claim 22, wherein the first bus has a width of
- 2 128 bits, the second bus has a width of 32 bits, and the third bus has a width of
- 3 16 bits.
- 1 24. (New) The electronic product of Claim 22, further comprising a Read Only
- 2 Memory (ROM) disposed on the single integrated circuit and coupled to the
- 3 second bus.
- 1 25. (New) A mobile radiotelephony controller, comprising:
- 2 a digital signal processor coupled to an instruction cache and to a data
- 3 cache;





9 26. (New) The mobile radiotelephony controller of Claim 25, further comprising a

is dedicated to the microcontroller, and a third portion of the first memory is

shared by the digital signal processor and the microcontroller.



23

24